

# International Islamic University Chittagong

## Department of Computer & Communication Engineering

Semester: **Autumn-2021**  
 Course Code: **CCE-2411**  
 Time: **2.5 Hours**

Program: **B.Sc. Engg. (CCE)**  
 Course Title: **Digital Logic Design**  
 Full Marks: **50**

### Part A

[Answer any two of the following questions; Figures in the right margin indicate full marks.]

- |              |   |             |           |
|--------------|---|-------------|-----------|
| <b>1(a).</b> | Explain Why NAND Gate is said to be Universal Gate.   | <b>CLO1</b> | <b>02</b> |
| <b>1(b).</b> | Differentiate between Half Adder and Full Adder Circuit. Formulate the Logical expressions output Sum and Carry for a full Adder circuit. | <b>CLO2</b> | <b>08</b> |
| <b>2(a).</b> | Design a combinational logic circuit that can convert 2,4,2,1 to 8, 4, -2-1 code.   | <b>CLO2</b> | <b>06</b> |
| <b>2(b).</b> | Using the block diagram method, implement the following function using only NAND gates.   | <b>CLO2</b> | <b>04</b> |
- $$F = A(B + CD) + B\bar{D}$$
- |              |   |             |           |
|--------------|---|-------------|-----------|
| <b>3(a).</b> | Explain the necessity of parity generator and checker logic circuit during the transmission of binary information.          | <b>CLO2</b> | <b>02</b> |
| <b>3(b).</b> | Design a combinational circuit to generate and check for even parity of three bits message of 4, 2, 1 weighted binary code. | <b>CLO2</b> | <b>08</b> |

### Part B

[Answer any two of the following questions; Figures in the right margin indicate full marks.]

- |              |  |             |           |
|--------------|--|-------------|-----------|
| <b>4(a).</b> | Explain the procedure to reduce the carry propagation delay in 4-bit binary parallel adder.  | <b>CLO2</b> | <b>04</b> |
| <b>4(b).</b> | Implement the following function with a multiplexer,<br>$Y(A, B, C, D) = \sum(0, 2, 3, 6, 8, 11, 15)$ Consider the variable B in the multiplexer input and A, C, D to the selection lines of an 8x1 MUX. | <b>CLO2</b> | <b>06</b> |
| <b>5(a).</b> | Design a <b>4X16</b> Decoder by using only <b>2X4</b> decoders.  | <b>CLO2</b> | <b>04</b> |
| <b>5(b).</b> | Design a combinational circuit using a ROM. The circuit accepts a 3-bit binary number and generates an output binary number equal to the cube of the input number.                                       | <b>CLO2</b> | <b>06</b> |
| <b>6(a)</b>  | Differentiate between Read Only Memory (ROM) and Programmable Logic Array (PLA).   | <b>CLO1</b> | <b>03</b> |
| <b>6(b)</b>  | A combinational circuit is defined by the functions:<br>$F_1(A, B, C) = \sum(3, 5, 6, 7), F_2(A, B, C) = \sum(0, 2, 4, 7)$ Implement the circuit with PLA.   | <b>CLO2</b> | <b>07</b> |
| <b>7(a)</b>  | Illustrate the limitations of clocked S-R flip-flops and Describe the operation of a flip-flop in which these limitations can be overcome.   | <b>CLO1</b> | <b>05</b> |
| <b>7(b)</b>  | Design a counter that has a repeated sequence of four states as shown in the state diagram.  | <b>CLO2</b> | <b>05</b> |

