

International Islamic University Chittagong  
 Department of Electrical and Electronic Engineering  
 B. Sc. Engineering in EEE  
 Midterm Examination, Autumn 2022

Course Code: **EEE 4753**

Course Title: **VLSI I**

Time: 1 hour 30 minutes

Full Marks: 30

- (i) Answer all the questions. The figures in the right-hand margin indicate full marks.  
 (ii) Course Outcomes (COs) and Bloom's Levels are mentioned in additional Columns.

<b>Course Outcomes (COs) of the Questions</b>	
CLO1	Reflect a basic understanding of IC design and fabrication technique.
CLO2	Solve different problems related to MOS Device, CMOS logic circuits and Fabrication.
CLO3	Design and development of different CMOS logic circuits.

<b>Bloom's Levels of the Questions</b>						
Letter Symbols	R	U	Ap	An	E	C
<b>Meaning</b>	Remember	Understand	Apply	Analyze	Evaluate	Create

- |   |            |           |                                       |
|---|------------|-----------|---------------------------------------|
| <p>1. a) 'MOS technology is superior to Bipolar technology and within MOS technology, CMOS technology is adopted as the design medium for VLSI'- Justify the statement with analytical examples.</p>  | <b>CO1</b> | <b>An</b> | <b>3+2</b>                            |
| <p>1. b) Suppose two customers wanted same digital design from you. The first customer gave you a very short amount of time and the second customer gave you a long period of time as the only condition for designing.</p> <p style="margin-left: 20px;">i. What design approach should be adopted for the first customer? State the reason.</p> <p style="margin-left: 20px;">ii. What design approach should be adopted for the second customer? State the reason.</p> <p style="margin-left: 20px;">iii. Describe the full design procedure of the design approach adopted for the second customer, from beginning to last.</p>               | <b>CO1</b> | <b>An</b> | <b>1+1</b><br><b>, +3</b><br><b>U</b> |
| <p>2. a) Derive I-V characteristic equation of PMOS transistor for resistive and saturation region. Also verify from those equations that drain current <math>I_D</math> is linear and constant for resistive and saturation region. Why we use three types of <math>I_D</math> equation when studying MOSFET? What would be the possible problem if we use only one <math>I_D</math>?</p>  | <b>CO2</b> | <b>E</b>  | <b>5</b>                              |
| <p>2. b) For a MOSFET with <math>W/L = 2</math>, <math>V_t = 0.6V</math>, calculate –</p> <p style="margin-left: 20px;">(a) The values of <math>V_{GS}</math> and <math>V_{DSmin}</math> needed to operate the transistor in the saturation region with a dc current <math>I_{DS} = 200\mu A</math>.</p> <p style="margin-left: 20px;">(b) The value of <math>V_{GS}</math> required to cause the device to operate as a <math>400\Omega</math> resistor for very small <math>V_{DS}</math>.</p> <p style="margin-left: 20px;">Consider that <math>K_n = (\epsilon\mu_n/D) = 196 \mu A/V^2</math>. All the symbols have their usual meanings.</p> | <b>CO2</b> | <b>Ap</b> | <b>5</b>                              |

Or,

- 2) a) Derive the drain current equation for the NMOS devices in three different regions and also draw and describe the input and output characteristics curve of NMOS using the equations. CO2 E 3+2
- 2) b) Considering Fig.1. Calculate  $I_D$ ,  $V_{DS}$ , and verify the assumed bias state of below transistor for  $V_{tp} = -0.4$  V,  $K_p = 60 \mu\text{A}/\text{V}^2$ , and  $W/L = 2$ . Where symbols have their usual meaning. CO2 Ap 5




Fig.1.

- 3) a) Draw a CMOS inverter and explain its operation (with your own words) with transfer characteristic curve and show different state of both transistors at different input voltage. Also show the state for which drain current  $I_D$  will be maximum. CO1 C 5
- 3) b) "Noise margin is the amount of ratio that a CMOS circuit could withstand without compromising the operation of circuit"- Is it right or wrong? Write down your logical arguments with necessary figures and expressions. CO2 An 5